We report on aggressively scaled RMG-HKL devices, exploring several options for effective work function (EWF) engineering and targeting logic high-performance and low-power applications. Planar devices with controlled TiN/(RF-PVD TiAl)-alloying show tight low-V T NMOS distributions [(V Tsat )49mV/(29mV for TiN-PMOS) at L gate 35nm] using: 1) RF-PVD TiN with minimal sidewall deposition, to allow optimization of TiAl/TiN thicknesses at the bottom of gate trenches while maximizing the space to be filled with a low-resistance metal; or 2) ALD-TiN to avoid preferential paths, at gate sidewalls, for Al diffusion into the highk, reducing J G . For FinFETs, which require smaller EWF shifts for low-V T : 1) conformal, lower-J G ALD-TiN/TaSiAl; and 2) Al-rich ALD-TiN by controlled Al diffusion from Al fill-metal (in high aspect-ratio gates) are demonstrated to be promising candidates. Comparable BTI behavior, slightly reduced EOT and improved noise characteristics for Al-rich EWF-metal stacks are measured.
Introduction
Following successful implementation into devices manufacturing [1, 2] , high-k/metal gate faces key challenges on scalability towards ultra-thin EOT/T inv with controlled effective work function (EWF), gate leakage (J G ), variability and reliability for (sub-)22nm technology nodes. For further CMOS scaling, FinFET-based multigate devices have long been considered an attractive option thanks to their improved electrostatics and reduced V T variability due to lower channel doping [3] . Focus on these devices requires options compatible with their 3D-architecture which features gate control on three fin surfaces. In this work, we provide a comprehensive evaluation of EWF-metal alloying suitable for low-V T NMOS scaled planar devices with both high-k and metal deposited last (RMG-HKL), addressing J G reduction and minimized parasitic gate resistance. The latter is critical for circuits, with the devices built benchmarked on noise, reliability, and DC device performance. In addition, a thorough assessment of RMG-HKL options compatible with FinFETs is pursued, identifying potential conformal n-EWF metals (as-deposited or obtained through alloying).
Device fabrication
The process flow used for device fabrication is illustrated in Fig.1 [4, 5] . Source/drain silicide is formed after RMG module, allowing introduction of higher thermal budgets during/after gate stack deposition. Fig.2 shows schematics of the RMG-HKL stacks evaluated in this work for n-EWF engineering (similar IL-SiO 2 / HfO 2 ), using (ALDCVD) W or HP-PVD Al (with a 400C reflow and PVD-[TiN/Ti] or ALD-TaN/CVD-Co liners) as fill-metals.
Results & discussion
Al diffusion from TiAl into an underneath TiN layer was previously reported to result in low n-EWF values [4] , with the amount of Al diffusing set by the TiAl/TiN thicknesses ratio and reduced by oxygen incorporation in the stack. In-situ [TiN/TiAl/ TiN cap] and nitride-only spacers were therefore implemented to minimize oxygen sources during alloying. For scaled devices, with higher gate aspect-ratios (AR = L gate -H gate , W gate -H gate ), it becomes increasingly difficult with PVD technology to maintain TiAl/TiN ratios for reduced L gate . This is confirmed by the TEM and EDS images in Fig.3 , which show thicker [TiN/TiAl/TiN] stacks at the bottom of gate trenches (H gate 60-70nm) for larger devices (with lower AR), resulting in EWF control loss (higher V T ) for smaller L gate (higher AR). Fig.4 shows that by reducing H gate by up to 30nm and optimizing the TiAl/TiN ratio, improved control of layers thicknesses at the bottom of gate trenches (both in center and gate edges, L gate 35nm) can be achieved with RF-PVD. Strong Al signal is detected by EDS in small devices, in sharp contrast with the situation for the high AR devices in Fig.3 . Tight low-V T distributions down to small L gate [σ(V Tsat )49mV at L gate 35nm] confirm good alloying control (Figs.4c,d ). RF-PVD TiAl can be combined with RF-PVD TiN or ALD-TiN (Fig.5) , each approach having its advantages: 1) minimal sidewall deposition with RF-PVD (highlighted by the TEM in Fig.4b ) allows optimization of layers thicknesses at the bottom of trenches, while maximizing the space to be filled with a low-resistance metal (W or Al), hence minimizing gate resistance; 2) improved sidewall coverage with ALD-TiN means no preferential paths for Al diffusion, through TiN, into HfO 2 at gate sidewalls, resulting in the reduced J G shown in Fig.6 . Fig.7 In FinFET-based devices, due to full depletion of the narrow fins (W Fin 15nm), V T tuning options are limited to EWF engineering. And even if, when compared to planar bulk devices, FinFETs need smaller EWF shifts from mid-gap to reach low or high-V T targets ( Fig.8 ) [7] , their 3D-nature poses challenges to obtain controlled EWF on all 3 channels (Fig.9 ). 
Conclusions
Tight low-V T NMOS distributions for L gate 35nm planar devices achieved through controlled TiN/(RF-PVD TiAl)-alloying, using RF-PVD TiN for minimized gate resistance or ALD-TiN for reduced J G . Potential solutions for very narrow gates and FinFETs include: controlled Al diffusion from Al fill-metal in high AR gate trenches, and conformal, lower-J G ALD-TiN/TaSiAl. Overall, Alrich TiN vs. TiN EWF-metals showed comparable BTI, slightly reduced EOT, improved noise and healthy DC characteristics. V DS =50mV
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